

H0635

United States Patent Application

For

METHOD OF FABRICATING A FLOATING GATE

Inventors:

Yider Wu

Kuo-Tung Chang

METHOD OF FABRICATING A FLOATING GATE

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

5 The present invention generally relates to semiconductor fabrication processes. More particularly, the present invention relates to the field of fabricating floating gates for semiconductor devices.

RELATED ART

10 Semiconductor fabrication processes have made possible the fabrication of advanced integrated circuits on a semiconductor wafer. These semiconductor fabrication processes are complex, requiring extensive control and care to avoid fabricating defective integrated circuits. As the size of the advanced integrated circuits is reduced, new fabrication issues arise when utilizing semiconductor fabrication processes designed for fabricating larger scaled advanced integrated circuits.

15 In particular, the reduction in size of semiconductor devices such as flash memory devices has resulted in fabrication problems. Typically, the flash memory device includes a stacked gate structure, a source, and a drain. The stacked gate includes a tunnel oxide layer, a floating gate layer for storing charge, an ONO (Oxide-Nitride-Oxide) layer, and a control gate layer for programming and erasing the
20 flash memory device.

 Figure 1A illustrates a conventional fabrication process for forming the floating gate of the flash memory device 100. As depicted in Figure 1A, the floating gate 9 is formed by depositing a doped polycrystalline silicon layer 9 on the tunnel oxide layer Tox which is formed on the surface of
25 the semiconductor substrate 2. The doped polycrystalline silicon layer 9 includes a dopant material such as an N-type dopant material. Additional semiconductor processes are performed to form the stacked gate structure, the source, and the drain of the flash memory device 100. Moreover, a plurality of thermal processes are performed on the flash memory device 100. These thermal processes include an oxidation process and an anneal process.

30 The flash memory device 100 of Figure 1A is shown after the plurality of thermal processes have been performed in Figure 1B. As depicted in Figure 1B, the floating gate 9 has a grain structure comprising a short number of grains 6A-6C comprised of doped polycrystalline silicon. Here, there are three grains 6A, 6B, and 6C. Each grain 6A-6C has a different orientation with respect to the
35 tunnel oxide layer Tox. The grains 6A-6C are separated by grain boundaries 5. Moreover, each grain 6A-6C is large with respect to the size of the floating gate 9.

At the floating gate/tunnel oxide interface, the plurality of thermal processes causes the tunnel oxide layer Tox to grow via an oxidation process. The oxidation rate with respect to each grain 6A-6C is different. As shown in Figure 1B, the oxidation rate at the grain 6A/ tunnel oxide Tox interface is larger than the oxidation rates at the grain 6B/ tunnel oxide Tox interface or the grain 6C/ tunnel oxide Tox interface. Hence, at the grain 6A/ tunnel oxide Tox interface, the thickness of the tunnel oxide Tox is significantly larger than at the grain 6B/ tunnel oxide Tox interface or at the grain 6C/ tunnel oxide Tox interface. The dashed area 3 demonstrates that there is a significant encroachment of the tunnel oxide Tox into the grain 6A of the floating gate 9.

As a result, the tunnel oxide Tox does not have a uniform thickness. This degrades the performance of the flash memory device 100 and impairs control of the flash memory device 100.

SUMMARY OF THE INVENTION

A method of fabricating a floating gate for a semiconductor device is disclosed and provided. According to this method, an undoped polycrystalline silicon layer is deposited on a tunnel oxide layer. The undoped polycrystalline silicon layer has a first thickness. Moreover, a doped
5 polycrystalline silicon layer is deposited on the undoped polycrystalline silicon layer. The doped polycrystalline silicon layer has a second thickness. The undoped polycrystalline silicon layer and the doped polycrystalline silicon layer form the floating gate having a third thickness. In an embodiment, the semiconductor device is a flash memory device.

10 These and other advantages of the present invention will no doubt become apparent to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments, which are illustrated in the drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the present invention.

5

Figure 1A illustrates a conventional fabrication process for forming a floating gate of a flash memory device.

10

Figure 1B illustrates the flash memory device of Figure 1A after a plurality of thermal processes have been performed.

Figure 2 illustrates a flash memory device in accordance with an embodiment of the present invention, showing a stacked gate structure.

15

Figure 3 illustrates a flow chart showing a method of fabricating a floating gate for a semiconductor device in accordance with an embodiment of the present invention.

20

Figures 4A-4C illustrate semiconductor fabrication processes in accordance with an embodiment of the present invention.

The drawings referred to in this description should not be understood as being drawn to scale except if specifically noted.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention.

10

A method of fabricating a floating gate for a semiconductor device is disclosed and provided. In an embodiment, the semiconductor device is a flash memory device.

Figure 2 illustrates a flash memory device 200 in accordance with an embodiment of the present invention, showing a stacked gate structure 90. The method of the present invention is utilized to fabricate the flash memory device 200 such that a tunnel oxide layer 10 has a uniform thickness after completion of the semiconductor fabrications processes.

15

As shown in Figure 2, the flash memory device 200 is fabricated on a semiconductor substrate 60. Typically, the semiconductor substrate 60 is comprised of silicon which is doped with a dopant material such as a P-type dopant or an N-type dopant. The flash memory device 200 includes a stacked gate structure 90, a doped source node 97, and a doped drain node 95. The flash memory device 200 is typically operated with the doped source node 97 coupled to ground while a gate voltage V_g is applied to the stacked gate structure 90 and a drain voltage V_d is applied to the doped drain node 95.

20
25

In an embodiment, the stacked gate structure 90 includes a tunnel oxide layer 10 (or T_{ox}) and a floating gate layer 20 comprised of a first polycrystalline silicon (Poly1) that is doped with a dopant material. Formation of the floating gate layer 20 will be described in detail below. Rather than forming the floating gate layer 20 by depositing a single layer of a first polycrystalline silicon (Poly1) that is doped with a dopant material, the floating gate layer 20 is formed by depositing a first undoped polycrystalline silicon layer (undoped Poly1) and then depositing a first doped polycrystalline silicon layer (doped Poly1).

30

The stacked gate structure 90 further includes an ONO (Oxide-Nitride-Oxide) layer 30 and a control gate layer 40 comprised of a second polycrystalline silicon (Poly2). The second polycrystalline silicon (Poly2) may be doped with a dopant material. The oxide for the tunnel oxide layer 10 and the ONO layer 30 can be a dielectric such as silicon dioxide, silicon oxynitride, or any

35

other high-k dielectric used in semiconductor fabrication. The thickness of the tunnel oxide layer 10, the floating gate layer 20, the ONO layer 30, and the control gate layer 40 can be a variety of values. Moreover, the length of the stacked gate structure 90 may be a variety of values.

5 Figure 3 illustrates a flow chart showing a method 300 of fabricating a floating gate 20 for a semiconductor device in accordance with an embodiment of the present invention. In an embodiment, the semiconductor device is a flash memory device 200. Reference is made to Figures 4A-4C.

10 At step 310, a first undoped polycrystalline silicon layer 80 (Figure 4A) is deposited on the tunnel oxide layer 10, whereas the tunnel oxide layer 10 is formed on the surface of the semiconductor substrate 60. Figure 4A depicts the first undoped polycrystalline silicon layer 80. Low pressure chemical vapor deposition can be used to deposit the first undoped polycrystalline silicon layer 80. The first undoped polycrystalline silicon layer 80 has a first thickness.

15 Moreover, at step 320, a first doped polycrystalline silicon layer 85 (Figure 4B) is deposited on first undoped polycrystalline silicon layer 80. Figure 4B depicts the first doped polycrystalline silicon layer 85. Low pressure chemical vapor deposition can be used to deposit the first doped polycrystalline silicon layer 85. The first doped polycrystalline silicon layer 85 has a second thickness. In an embodiment, the first doped polycrystalline silicon layer 85 includes an N-type
20 dopant material. The N-type dopant material can be phosphorous.

 As depicted in Figure 4B, the first undoped polycrystalline silicon layer 80 and first doped polycrystalline silicon layer 85 together form and represent the floating gate 20. The floating gate 20 has a third thickness, whereas the third thickness is approximately the sum of the first thickness (of
25 the first undoped polycrystalline silicon layer 80) and the second thickness (of the first doped polycrystalline silicon layer 85). Additional semiconductor processes (not shown) are performed to form the ONO layer 30 and the control gate 40 of the stacked gate structure 90 (Figure 2), the source 97 (Figure 2), and the drain 95 (Figure 2) of the flash memory device 200.

30 Continuing with Figure 3, at step 330, a plurality of thermal processes are performed on the flash memory device 200 during its fabrication. These thermal processes include an oxidation process and an anneal process. The thermal processes affect the floating gate 20 and the tunnel oxide 10. For instance, the dopant material of the first doped polycrystalline silicon layer 85 diffuses into the first undoped polycrystalline silicon layer 80, creating a single region of doped polycrystalline silicon.

35 Figure 4C depicts the flash memory device 200 after a plurality of thermal processes have been performed in accordance with an embodiment of the present invention. As shown in Figure 4C, the floating gate 20 has a grain structure comprising a plurality of grains 89. Each grain 89 is

comprised of doped polycrystalline silicon. Compared to the grains 6A-6C (Figure 1B) of the conventional floating gate 9 (Figure 1B), the grains 89 of the floating gate 20 are much smaller and are more numerous.

5 As described above, the plurality of thermal processes causes the tunnel oxide layer 10 to grow via an oxidation process at the floating gate/tunnel oxide interface. The oxidation rate with respect to each grain 89 of the floating gate 20 is different. Since the grains 89 of the floating gate 20 are smaller than the grains 6A-6C of the floating gate 9 (Figure 1B), the oxidation rates at the floating gate/tunnel oxide interface of the floating gate 20 are slower than the oxidation rates at the floating
10 gate/tunnel oxide interface of the floating gate 9 (Figure 1B). Because the oxidation rates are slower, there is significantly less encroachment of the tunnel oxide 10 into the grains 89 of the floating gate 20 compared to the encroachment of the tunnel oxide T_{ox} (Figure 1B) into the grains 6A-6C of the floating gate 9 (Figure 1B). Also, due to the smaller grain size, the non-uniformity from oxidation among flash memory devices would be minimized.

15 Thus, the tunnel oxide 10 (Figure 4C) has a thickness that is significantly more uniform than the thickness of the tunnel oxide T_{ox} (Figure 1B). This improves the performance of the flash memory device 200 and enables control of the flash memory device 200.

20 As described above, the first undoped polycrystalline silicon layer 80 has a first thickness while the first doped polycrystalline silicon layer 85 has a second thickness. The floating gate 20 has a third thickness, whereas the third thickness is approximately the sum of the first thickness (of the first undoped polycrystalline silicon layer 80) and the second thickness (of the first doped
25 polycrystalline silicon layer 85). The thickness of the first undoped polycrystalline silicon layer 80 is selected to be a particular percentage of the desired thickness of the floating gate 20. For example, the first thickness (of the first undoped polycrystalline silicon layer 80) can be approximately one third of the third thickness (of the floating gate 20) while the second thickness (of the first doped
30 polycrystalline silicon layer 85) can be approximately two thirds of the third thickness (of the floating gate 20). Additionally, the first thickness (of the first undoped polycrystalline silicon layer 80) can be approximately fifty percent of the third thickness (of the floating gate 20) while the second thickness (of the first doped polycrystalline silicon layer 85) can be approximately fifty percent of the third thickness (of the floating gate 20). The thickness of the floating gate 20 can be distributed between the first undoped polycrystalline silicon layer 80 and first doped polycrystalline silicon layer 85 according to other percentages.

35 The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and many modifications and variations are possible

H0635

in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims
5 appended hereto and their equivalents.